Versions:
GHDL is an open-source VHDL simulator that supports the complete IEEE standards VHDL-1987, VHDL-1993, VHDL-2008 and VHDL-2019, enabling engineers and researchers to compile, elaborate and execute Very High Speed Integrated Circuit Hardware Description Language code for design verification, regression testing and synthesis pre-checks across FPGA, ASIC and CPLD projects. The tool parses VHDL sources into an intermediate representation, performs static analysis, generates executable machine code directly or via LLVM, and then runs the compiled model to produce waveform data, assertion logs and coverage metrics that integrate with mainstream IDEs and continuous-integration pipelines. Typical use cases range from unit-level test benches for individual IP blocks to full-chip co-simulation environments where GHDL operates alongside SystemC or foreign-language models, making it valuable for academic coursework, open-hardware initiatives and commercial development teams that need a lightweight yet standards-compliant alternative to proprietary simulators. Distributed under the GNU General Public License, the program is actively maintained by the GHDL project community and is available for free on get.nero.com, with downloads provided via trusted Windows package sources (e.g. winget), always delivering the latest version, and supporting batch installation of multiple applications.
Tags: